



MC68008 MINIMUM CONFIGURATION SYSTEM

Prepared by Geoffrey Brown and Kyle Harper Advanced Microcomputer Applications Engineering Microprocessor Division Motorola Inc. Austin, Texas

INTRODUCTION

This application note demonstrates the design of a simple high-performance MC68008 system that uses the MC68681 Dual Universal Asynchronous Receiver Transmitter (DUART) to interface with external devices. The MC68008 is an excellent low-cost alternative to the MC68000 and features an 8-bit data bus while maintaining software compatibility with the rest of the M68000 Family. The MC68681 DUART is an M68000 Family data communications chip that features:

Two independent asynchronous serial channels,

A programmable 16-bit counter/timer,

A 6-bit parallel input port, and

An 8-bit parallel output port.

Emphasis in this design concept is placed upon performance, expandability, and low chip count.

The M68000 system design principles demonstrated in this application note include:

Interrupt hardware,

Peripheral interfacing,

Memory interface techniques,

Memory refresh arbitration in an M68000 system, and Efficient serial I/O software.

The system, described in this design concept, features the following hardware:

An 8 MHz MC68000 microprocessor,

16K bytes of ROM,

64K bytes of dynamic RAM with no wait states, and

An MC68681 DUART.

The following paragraphs describe the hardware required for a high-performance, expandable, low chip count MC68008 system followed by a description of the software necessary to initialize and drive the MC68681 DUART.

HARDWARE REQUIREMENTS

The MC68008 has an asynchronous bus structure in which bus cycles are initiated by the assertion of address strobe (\overline{AS}) by the processor and are terminated by the assertion of data transfer acknowledge (\overline{DTACK}) by the peripheral or memory device being addressed. Figures 1-4 show the minimum hardware necessary for an MC68008 system consisting of:

CC.

Address decode logic,

DTACK generation logic,

Reset logic,

- Bus error generation logic,
- System memory,
- Interrupt handling logic, and

An MC68681 interface.

The following paragraphs detail the required hardware as applied to the design concept described in this application note.

Address Decode Logic

The only tricky part of address decoding for an MC68008 system is that the system ROM must be mapped to address 00000 at reset. It would be impractical to fix the ROM at the bottom of the address map, as this would not allow for dynamic programming of interrupt vectors. To provide dynamic mapping of these interrupt vectors, an SN74LS164 shift register (U28) is used to generate a signal, MAP, which is low for the first eight memory cycles after reset (the number of cycles necessry to fetch the reset vector and stack pointer). U28 is reset along with the processor and is clocked by the rising edge of \overline{AS} . The MAP signal generated by U28 is used by the address decoding circuitry to force selection of ROM when \overline{MAP} is low and to allow normal memory decoding when \overline{MAP} is high.

In the design given in this application note, address decoding is accomplished by a PAL16L8 (U22). This PAL is programmed to generate eight chip-select signals from ten input signals. The inputs to the PAL are the upper eight address lines (A12-A19), \overline{IACK} (the NAND of the MC68008 function code lines, FC0-FC2), and the \overline{MAP} signal. Four of the PAL-generated chip-select lines are used in this design to locate RAM at the address \$00000, ROM at \$A0000, and the MC68681 at \$F0000. The four remaining chip-select lines are available for future system expansion.




FIGURE 1 — MC680008 and Interrupt Hardware

2




FIGURE 2 - RAM and ROM

ယ

KSIG) **AS** ► CLK8 > 3 +5V Ū34 + 5 V -5 V +5V +5V RFA6 RFA5 RFA4 RFA3 <u>12</u> 2 9 2700 0 \$ ₹4.71 10 PR PR U19 11 D 5600 **û** n U30B of U29A 6 U30A RFA1 RFA0 RFA2 U31A 8 CLROP CLR 0.001 µF îÇ 13 10 8 U20 RFAO-RFA6 q SELECT ► RAS ► MUX 10^{U32} U36 12 4 12 20 40 60 80 100 20 40 60 80 100 RAM U26) 2 -ĀS) 6 +5V U26 10 ID PR 12 Q U31B 8 11 CAS/RAMDTACK Q ARCHIN AS

FIGURE 3 — Dynamic RAM Controller




FIGURE 4 - MC68681 DUART

DTACK Generation Logic

There are three possible sources of DTACK: DUART DTACK, RAM DTACK, and ROM DTACK.

The DUART generates its own $\overline{\text{DTACK}}$, $\overline{\text{DTACK}}$ for RAM is generated by the RAM control circuitry, and $\overline{\text{DTACK}}$ for ROM is generated by an SN74LS175 quad flip-flop (U33). These three $\overline{\text{DTACK}}$ sources are NANDed together by U25 and U21 to generate one processor $\overline{\text{DTACK}}$.

Reset Logic

There are two sources of system reset:

Power-up reset, and

Pushbutton reset.

Power-up reset is generated by the timer (U29B) which produces an active high pulse of approximately one-half second duration. The pushbutton reset, which allows the user to reset the system without powering down, is generated by a debounced switch. These two reset signals drive \overrightarrow{RESET} and \overrightarrow{HALT} through SN74LS05 open-collector drivers (U23).

Bus Error Generation Logic

The bus error signal, $\overline{\text{BERR}}$, is generated by an SN74LS175 quad flip-flop (U35). U35 counts clock pulses that occur after AS becomes asserted. If $\overline{\text{AS}}$ is still asserted after four rising edges of the E clock (between 5 and 6.5 microseconds), U35 will generate $\overline{\text{BERR}}$.

System Memory

The MC68008 system presented here has a system memory that consists of 16K bytes of ROM and 64K bytes of dynamic RAM (see Figure 2). Because system performance is critical in this design, a fairly complicated, but fast, dynamic RAM control circuit has been designed (see Figure 3). This circuit uses two delay lines to sequence RAS and to address the MUX, CAS, and DTACK signals. Delay lines are necessary in order to optimize memory cycle times and make it possible to design the memory controller such that the system can operate without wait states.

A description of RAM refresh request synchronization and arbitration is given in the following paragraphs. Note that, for now, a signal called SELECT is assumed which initiates refresh cycles. The principle requirements of this signal are that it occurs periodically and that it becomes asserted only while \overline{AS} is negated. In addition, the RAM decode signal is qualified with \overline{AS} in order to create a RAM request signal. Either the SELECT signal or the RAM request signal may initiate a RAM cycle.

The front end of the RAM controller consists of three OR gates (U26) followed by a three input NAND gate (U25) which in turn feeds into the first delay line (U32). Each of the three OR gates has as one of its inputs a signal from the second delay line (U36) which changes state in the middle of the memory cycle. The other inputs to these OR gates consist of SELECT, RAM request, and an inverted feedback path from the output of the three input NAND. The initiation of a RAM cycle via either SELECT or RAM request causes the output of the NAND gate to go high. The output of the NAND gate is then held high by the inverted feedback path until the feedback from the second delay line forces it low. The purpose of the feedback path from the second delay line is to guarantee that the delay lines will be cleared and ready to begin another RAM cycle at the end of a cycle. The outputs of the first delay line generate the RAS, MUX, and CAS signals. Both the RAS and address multiplex signals are

asserted during both types of RAM cycles (normal and refresh). \overrightarrow{CAS} is generated only during normal cycles and must be held asserted until the processor removes \overrightarrow{AS} . In order to accomplish this, the appropriate delay tap (80 nanoseconds) is used to clock the SELECT signal through a flip-flop (U31B). This flip-flop is cleared when \overrightarrow{AS} is negated. The output of this flip-flop is used for both the \overrightarrow{CAS} signal and for the RAM \overrightarrow{DTACK} . The 8 MHz MC68008 allows the \overrightarrow{DTACK} to be asserted up to 90 nanoseconds before data from memory is valid on a read cycle. The specifications for MCM6665L15 dynamic memories guarantee that data is valid 75 nanoseconds after \overrightarrow{CAS} .

The memory refresh controller operates on the principle of cycle stealing. Refresh requests may only occur between MPU bus cycles. If an MPU RAM cycle request occurs during a refresh cycle, it will not be started until the refresh cycle is finished. At periodic intervals, a free-running clock (U29A) clocks a flip-flop (U31A) to generate a refresh request. This refresh request is synchronized with the MPU clock by two flip-flops (U30).

The MC68008 ac electrical specifications guarantee one falling clock edge during the \overline{AS} high time and that there will be at least a one-half clock period of \overline{AS} high time following that clock edge. Arbitration between MPU and refresh requests occurs during this one-half clock period. The refresh request synchronizer consists of two SN74F74 flip-flops (U30). The first flip-flop (U30A) has as its input the refresh request signal from the refresh request flip-flop (U31A) and is clocked by the MPU clock. The second flip-flop (U30B) has as its input the output of the first synchronizer flip-flop (U30A) and is clocked by the MPU clock qualified by \overline{AS} high. This two-level synchronizer is used to ensure that there will be no risk of the first synchronizer flip-flop (U30A) entering a metastable state due to a missed setup time. The output of the synchronizer flip-flop (U30B) is the SELECT signal. All three flip-flops of the refresh circuitry are cleared after the CAS/RAMDTACK flip-flop (U31B) has been clocked during the refresh cycle. Address multiplexing for the RAM is done by four SN74S153 multiplexers (U1, U2, U11, and U17) with the appropriate addresses routed to the RAMs by SELECT and MUX. Refresh addresses are generated by an SN74LS393 dual 4-bit counter (U19) which is clocked by the refresh clock.

Interrupt Handling Logic

The interrupt handling logic must prioritize incoming interrupt requests and generate interrupt acknowledge signals back to the interrupt sources. Interrupt prioritization is accomplished with an SN74LS148 8-to-3 priority encoder (U13). The MC68008 supports three of the M68000 interrupt levels (interrupt levels two, five, and seven); therefore, only two of the outputs of U13 are connected to the MC68008. An SN74LS138 3-to-8 demultiplexer (U14) is used to generate IACK signals for interrupting devices. The SN74LS138 is enabled when \overline{AS} is asserted and FC0-FC2 are all high (indicating an interrupt acknowledge cycle). Because the MC68681 uses only one of the interrupt levels (interrupt level five), the remaining two levels are available for future system expansion.

The MC68681 Interface

With these logic circuits in place, interfacing the MC68681 to the MC68008 is trivial (see Figure 4). The RESET, R/W, and data bus lines (D0-D7) are connected directly between the MC68681 and the MC68008. The I/O chip-select line generated by the address decode logic ($\overline{I/O}$) is connected to the MC68681 chip-select (\overline{CS}) pin. These address lines are

used instead of A0-A3 in order to maintain hardware design consistency with the other M68000 Family microprocessors (which do not have address line A0). The MC68681 interrupt (\overline{IRQ}) and interrupt acknowledge (\overline{IACK}) pins are tied to the $\overline{IL5}$ and $\overline{IACK5}$ lines of the interrupt handling logic, respectively, thus assigning the MC68681 interrupt a level 5 priority. Finally, a 3.6864 MHz crystal is connected between the MC68681 X1/CLK and X2 pins. The crystal is required for the on-chip baud-rate generator. 15 pF and 5 pF shunt capacitors must also be connected between the crystal and ground as shown to ensure proper operation of the oscillator.

The MC68681 serial channels are connected to external devices via RS-232 drivers and DB-25 connectors. The MC68681 OPO, IPO, OP1, and IP1 pins are used as the RTSA, CTSA, RTSB, and CTSB handshake lines, respectively; therefore, they too are routed via the RS-232 drivers to their respective connectors.

THE DUART SOFTWARE

This design will use both of the channels and the $\overline{RTS}/\overline{CTS}$ handshake capabilities of the DUART. The interface software required for this design is flowcharted in Figure 5 and is listed at the end of this document. There are three routines: DINIT, INCH, and OUTCH.

DINIT is the DUART initialization routine and is executed upon system power-up. After DINIT initializes the DUART channels, it enables channel A and channel B in normal operation mode. INCH is the input character routine. Upon entry, INCH requires the channel base address in address register A0. Upon return, the lower byte of data register D0 will contain the received character. OUTCH is the output character routine. Upon entry, OUTCH requires the channel base address in address register A0 and the character to be transmitted in the lower byte of data register D0.

SUMMARY

The system presented in this design concept is a low-cost, high-performance minimal chip count system. With the MC68681 DUART alone, this system offers a high degree of interface flexibility. It provides two serial I/O channels, a parallel input port, a parallel output port, a counter/timer, and versatile interrupt capabilities. However, if more peripheral chips are required, they can be interfaced easily. Also, if chip count is of higher importance than performance and/or expandability, the design presented here can be reduced even further by simplifying the RAM controller logic and the interrupt handler logic.




FIGURE 5 — MC68008 Minimum System Software Flowcharts

MOTOROLA M68000 ASM VERSION 1.30SYS : 5. MINSYSS

2 OPT FRS/PCS/BRS 3 - ROUTINES REQUIRED FOR A 68008-BASED SYSTEM TO INITIALIZE 4 MINSYS AND DRIVE A 68681 DUART: 5 6 7 CINIT - SUBROUTINE TO INITIALIZE DUART 8 INCH - SUBROUTINE TO INPUT A CHARACTER ٥ CUTCH - SUBROUTINE TO OUTPUT A CHARACTER. 10 11 AUTHOR - KYLE HARPER 12 DATE - DECEMBER 22, 1983 VERSION - 2 13 14 15 16 17 18 SYSTEM ADDRESSES * 19 20 21 000F0001 DUART \$0F0001 BASE ADDRESS OF 63681 DUART EQU 22 23 000F0001 CHANA EOU DUART+0 CHANNEL & BASE ADDRESS 24 000F0001 MR1A EQU DUART+0 MODE REGISTER 1A 25 000F0001 MRZA EQU DUART+0 MODE REGISTER 2A 26 000F0003 SRA EQU DUART+2 STATUS REGISTER A 27 000F0003 CSRA EQU DUART+2 CLOCK-SELECT REGISTER A 28 DUART+4 000F0005 CRA EQU COMMAND REGISTER A 29 000F0007 DUART+6 RECEIVER BUFFER A RBA EQU 30 000F0007 DUART+6 TRANSMITTER BUFFER A TBA EQU 31 32 000F0009 IPCR DUART+8 EQU INPUT PORT CHANGE REGISTER 33 000F0009 DUART+8 ACR EQU AUXILIARY CONTROL REGISTER 34 000F000B ISR EQU DUART+10 INTERRUPT STATUS REGISTER 35 000F000B DUART+10 IMR EQU INTERRUPT MASK REGISTER 36 00060000 CMSB DUART+12 EQU CURRENT COUNTER/TIMER MOST SIGNIFICANT BYTE 37 000F000D DUART+12 CTUR EQU COUNTER/TIMER UPPER REGISTER 38 000F000F CLSB EQU DUART+14 CURRENT COUNTER/TIMER LEAST SIGNIFICANT BYTE 39 000F000F DUART+14 CTLR EQU COUNTER/TIMER LOWER REGISTER 40 41 000F0011 CHANB EQU DUART+16 CHANNEL & BASE ADDRESS 42 000F0011 MR1B EQU DUART+16 MODE REGISTER 15 43 44 45 000F0011 MR2B DUART+16 ΈQU MODE REGISTER 25 000F0013 SRB DUART+18 EQU STATUS REGISTER B 000F0013 DUART+18 CSRS EQU CLOCK-SELECT REGISTER B 46 000F0015 CRB EQU DUART+20 COMMAND REGISTER B 47 48 000FCC17 RBB EQU DUART+22 RECEIVER BUFFER B 000F0017 TBB EQU DUART+22 TRANSMITTER BUFFER B 49 50 000F0019 ĪVR EQU DUART+24 INTERRUPT VECTOR REGISTER 51 52 000F0018 ΙP EQU DUART+26 INPUT PORT (UNLATCHED) 000F0018 OPCR EQU DUART+26 OUTPUT PORT CONFIGURATION REGISTER 53 000F0010 STRC EQU DUART+28 START-COUNTER COMMAND 54 C00F001D BTST EQU DUART+28 OUTPUT PORT REGISTER BIT SET COMMAND 55 000F001F STPC EQU DUART+30 STOP-COUNTER COMMAND 56 000F001F BTRST EQU DUART+30 OUTPUT PORT REGISTER BIT RESET COMMAND 57 58 59 * CONSTANTS

00

PAGE 1 of 4

OFSIC MOTOROLA M68000 ASM VERSION 1.305YS : .5. .MINSYSS .SA 01/20/84 13:44:18 MINSYSS 60 61 62 00000000 \$0D ASCII CARRIAGE RETURN C R EQU 63 0000000A ASCII LINE FEED LF. EQU SOA 64. 65 66 00002000 ORG \$002000 67 68 69 DINIT - DUART INITIALIZATION ROUTINE. 70 AFTER INITIALIZING THE DUART CHANNELS FOR 71 OPERATION, DINIT ENABLES CHANNEL & AND CHANNEL B. 72 73 ENTRY CONDITIONS: 74 75 (NONE) 76 77 EXIT CONDITIONS: 78 79 CHANNEL A'S RX & TX ARE ENABLED. Channel B'S RX & TX ARE ENABLED. 80 81 ALL REGISTERS ARE UNALTERED. 82 83 84 00002000 13FC000000F DINIT 85 MOVE.B #\$00. ACR USE BAUD RATE GENERATOR SET 1 0009 86 00002008 13FC0088000F MOVE .B #\$BB,CSRA A: RX & TX AT 9600 BAUD 0003 87 00002010 13FC0082000F MOVE ... #\$82 MP1A RX-RTS, NO RX-IRQ, CHAR ER, EVN PRTY,7 CHAR 0001 88 00002018 13FC001F000F #SIF MRZA MOVE.B NORMAL/NO TX-RTS/CTS-TX/2 STOPS 0001 00002020 13FC0088000F 89 MOVE.B #SBB.CSRB B: RX & TX AT 9600 BAUD 0013 90 00002028 13FC0082000F MOVE.B #\$82.MR18 RX-RTS, NO RX-IRQ, CHAR ER, EVN PRTY,7 CHAR 0011 91 00002030 13FC001F000F MOVE.8 #\$1F, MP28 NORMAL/NO TX-RTS/CTS-TX/2 STOPS 0011 92 00002038 13FC0005000F MOVE ... #\$05,CRA ENABLE A'S RX & TX 0005 93 00002040 13FC0005000F MOVE.B #\$05,CRB ENABLE S'S'RX & TX 0015 94 00002048 4E75 RTS 95 96 97 INCH - DUART CHANNEL INPUT CHARACTER ROUTINE. 98 GETS CHARACTER FROM A DUART CHANNEL AND PLACES IT IN DO. 99 Ê 100 ENTRY CONDITIONS: 101 102 CHANNEL BASE ADDRESS IN AO. 103 CHANNEL RX ENABLED. 104 105 EXIT CONDITIONS: 106 107 RECEIVED CHARACTER PLACED IN DO. 108 ALL OTHER REGISTERS UNALTERED.

PAGE 2 of 4

MOTOROLA M68000 ASM VERSION 1.30SYS : 5. .MINSYSS .SA 01/20/84 13:44:18 MINSYSS PAGE 3 of 4

110 111 0000204A 082800000002 INCH BTST.B #0,2(A0) 112 00002050 67F8 113 BEQ INCH MOVE.B 6(AO),DO 114 00002052 10280006 00002056 4E75 115 RTS 116

109

117

119

121

122

124

126

127

129 130 131

****** TOTAL ERRORS

QC)

10

WAIT FOR CHANNEL®S RX TO GET A CHAR Get Character from receiver

OF-SICI

OUTCH - DUART CHANNEL OUTPUT CHARACTER ROUTINE.
SENDS CHARACTER IN DO TO A DUART CHANNEL.
IF CHARACTER IN DO IS A CARRIAGE RETURN, CUTCH HILL
OUTPUT BOTH A CARRIAGE RETURN & LINE FEED CHARACTER.

ENTRY CONDITIONS:

CHANNEL BASE ADDRESS IN AO. CHARACTER TO BE TRANSMITTED IN DO. CHANNEL TRANSMITTER ENABLED.

EXIT CONDITIONS:

CHARACTER SENT TO CHANNEL'S TX. ALL REGISTERS UNALTERED.

136	00002058	082800020002	OUTCH	BTST.8	#2,2(AO)
137	0000205E	67F8	đ	BEQ	OUTCH
138	00002060	11400006	le la constante de la constante	MOVE . B	D0,6(A0)
139	00002064	0000000		CMP.B	#CR/D0
140	00002068	660E		BNE	OUTCHR
141	0000206A	082800020002	OUTCH1	ETST.B	#2,2(A0)
142	00002070	67F8	A second	BEQ	OUTCH1
143	00002072	117C000A0006	N. J	MOVE.B	#LF,6(A0)
144	00002078	4E75 🥢	OUTCHR	RTS	
145		L.A.		END	

WAIT FOR CHANNEL'S TX TO BECOME READY

SEND CHAR TO TRANSMITTER WAS IT A CARRIAGE RETURN? NO, SKIP NEXT PART YES, WAIT FOR TX TO BECOME READY AGAIN

SEND A LINE FEED

			J.S	
MOTOPOLA M68000 ASM MINSYSS	VERSION 1.305YS : 5.	.MINSYSS .SA O1/		PAGE
SYMBOL TABLE LISTIN SYMBOL NAME SEC ACR BTRST STST CHANA CHANB CLSB CRSB CR CRA CRA CRA CRA CRA CRA CSRA CSRA CS	T VALUE SYMBOL NA 000F0009 ISR 000F001b LF 000F001b LF 000F0011 MR1A 000F0011 MR1A 000F0001 MR1A 000F0001 MR1A 000F0005 MR2A 000F0005 OUTCH 000F0013 RBA 000F0005 SRA 000F0005 SRA 000F0001 STRC	000F000B 000F0019 000000A 000F0011 000F0011 000F0011 000F0015 0002058 00002058 00002058 0000206A 00002078 000F0017 000F0017 000F0015 000F0010		
	000204A TBA 000F001B TBB 000F0009	000F0007 000F0017		

PAGE 4 of 4

ARCHINE DOCUMENT NOT FOR MENDERSTEIN This information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein. No license is conveyed under patent rights in any form. When this document contains information on a new product, specifications herein are subject to change without notice.



MOTOROLA Semiconductor Products Inc.

Colvilles Road, Kelvin Estate - East Kilbride/Glasgow - SCOTLAND

Printed in Switzerland