



POLYVALENT DEVELOPMENT SYSTEM

SYSTEMS

AUTONOMOUS DEVELOPMENT SYSTEM

The M68ADS. is a complete development system including facilities for developing a hardware/software design and provides a very cost effective CRT terminal capability that avoids the use of the noisy and slow teletypewriter. The Autonomous Development System consists of:

- 1 M68MEB1 Microprocessor Evaluation Board which includes:
 - 1 M68SAC1 Stand Alone Computer
 - 1 MEC68MIN2 MINIBUG II Firmware
- 1 M68DIM Display Interface Module
- 1 M68MDM1 5" Display Monitor
- 1 M68IOS1 Input/Output Supervisor Firmware
- 1 M68KBD1 Full ASCII Keyboard
- 1 M68ICC1 Interconnection Cables Set
- 1 M68BSC1 Bus System Card

The M68ADS. can be used as a complete development system with full MINIBUG II and IOS firmware capability or as a multi-terminal for the EXORciser. These configurations are switch selectable.







Decision of the constraint of the c		MINIBUG II FIRMWARE F	EATURES		
The Minibug II Firmware provides the user with an efficient means to debug his program. It communicates with a seripheral (which can be the IOS ACIA) through an ACIA located in 8008 and works with either 1 or 2 stop bits. Memory Load L Load Binary object tape Z Print/Punch Dumps (from vect. A002/A003) P vect. A004/A005). Y Memory Load L a control of the tape Z Print/Punch Dumps (from vect. A002/A003) P ovect. A004/A005). Minon — open next location L(F) — open previous location 4 Print/PU Registers (CC, B, A, X, PC, SP) R (faved in stack vect. A002/A003) W to vect. A004/A005) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACIA address B008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) NMI Apparent Vector RAM* (A000/A001) SW add IFO wectors are floated in IOS Efformware the actual worker and in IOS Efformware the actual worker and in IOS Efformware th	MEC68MIN2 ROM MEC68MIN21 Listing				
Memory Load L Load Binary object tape Z Princh/Unoch Dumpy object tape Y from vect. A002/A003 P in vect. A002/A003 Y from vect. A002/A003 Y in on vect. A002/A003 Y in open previous location (LF) in open previous location H in open previous location H memory test function (from vect. A002/A003 W to vect. A004/A005) S1 (for Speed 110 baud) Select 2 stop bits (default value) S1 (for Speed 12 00 baud) Memory test function (from vect. A002/A003 W ROM address E000 to E3FF AM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM '(A006/A007) NMI Apparent Vector RAM '(A006/A007) SVI Apparent Vector RAM '(A000/A008) IND Apparent Vector <	The Minibug II Firmware provides the user with an efficient means to debug his program. It communicates with a se veripheral (which can be the IOS ACIA) through an ACIA located in 8008 and works with either 1 or 2 stop bits.				
Load Binary object tape Print/Punch Dumps (from vect. A002/A003 to vect. A004/A005). Punch Binary object tape (from vect. A002/A003 to vect. A004/A005) Memory Examine/Change - open next location - open next location - open previous locatine - open previous location - ope	Memory Load		L		
Print/Punch Dumps (from vect. A002/A003) to vect. A004/A005). P Punch Binary object tape (from vect. A002/A003 to vect. A004/A005) Y Memory Examine/Change Minnin - open previous (location (LF) - open previous (location (LF) - open previous (location Y Print MPU Registers (CC, B, A, X, PC, SP) (saved in stack vect. A008/A009) R Go to user's program Ginnin Memory test function (from vect. A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACLA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II as used in conjunction with IOS Firmwa	Load Binary object	tape	Z		
Punch Binary object tape (from vect. A002/A003 to vect. A004/A005) Y Memory Examine/Change Minnin - open next location (LF) - open previous location + Print MPU Registers (CC, B, A, X, PC, SP) (saved in stack vect. A008/A009) R Go to user's program Ginnin Memory test function (from vect. A002/A003) to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRO Apparent Vector RAM* (A000/A001) *11 the MINIBUG II a sused in conjunction with fer following addres pattern Staret Vector *1 If the MINIBUG II ACIA (8008) is directly connected to a serial terminal and the OS Fromware, is the paparent MMI. SWI and IRO vectors in RAM and jumps to the corresponding user's series receive rounne. *110 DOXX XXXX XXX 111 t	Print/Punch Dump to vect. A004/A	s (from vect. A002/A003 005).	Ρ		
Memory Examine/Change Minnn - open next location (LF) - open previous location 4 Print MPU Registers (CC, B, A, X, PC, SP) R (saved in stack vect. A008/A009) G nnnn Memory test function (from vect. A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3F F RAM address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRO Apparent Vector RAM* (A000/A008) IRO Apparent Vector RAM* (A000/A008) IRO Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service totime The MINIBUG II ROM should be accessed with the following address pattern MINBUG II ADM should be accessed with the following address	Punch Binary object (from vect. A00	t tape 2/A003 to vect. A004/A005)	Y		
- open previous location (LF) - open previous location + Print MPU Registers (CC, B, A, X, PC, SP) R (saved in stack vect. A008/A009) Go to user's program G nnnn Memory test function (from vect. A002/A003 to vect. A004/A005) W State of the	Memory Examine/	Change	Minnn		
Print MPU Registers (CC, B, A, X, PC, SP) (saved in stack vect. A008/A009) R Go to user's program G nnnn Memory test function (from vect. A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector The MINIBUG II is used in conjunction with IOS Firmware, the actual vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following auter's service routine. 110 00XX XXX XXX 110 00XX XXX XXXX XXXX	 open next location open previous location 	on cation	(LF)		
Go to user's program G nnn Memory test function (from vect. A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) \$1 (for Speed 110 baud) Select 1 stop bit \$3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which teches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. II the MINIBUG II ADIA (808) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which teches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. II 10 00XX XXXX XXXX 21 If the MINIBUG II ADIA (808) is directly connected to a serial termonal and the IOS Firmware is not present, the actual	Print MPU Register (saved in stack v	s (CC, B, A, X, PC, SP) ect. A008/A009)	† R		
Memory test function (from vect: A002/A003 to vect. A004/A005) W Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A006/A007) IRQ Apparent Vector RAM* (A000/A00B) VW and IRQ vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACM Should be accessed with the following address pattern MNI, SWI and IRQ vectors are fetched in OB rimware is not present, the actual vectors are fetched in MINIBUG II ACM should be accessed with the following address pattern MNI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. THO MOXX XXXX XXXX It minibuli G II HOM should be accessed with the following address pattern MNI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II HOM ishould	Go to user's progra	m	Ginnn		
Select 2 stop bits (default value) S1 (for Speed 110 baud) Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A000) ''1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are letched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are terched in MINIBUG II fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are terched in MINIBUG II fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service routine. H the MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are terched in MINIBUG II HOM should be accessed with the following apparent NMI, SWI and IRO vectors in RAM and jumps to the corresponding user's service	Memory test functi to vect. A004/A	on (from vect. A002/A003 005)	W		
Select 1 stop bit S3 (for Speed ≥ 300 baud) ROM address E000 to E3FF RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, ontrol is given to MINIBUG II which fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are pattern NMI, SWI and IRO vectors in RAM and jumps to the correcponding user's service routine. 110 00XX XXXX XXXX 2 If the MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are pattern NMI, SWI and IRO vectors in RAM and jumps to the correcponding user's series routine. THO XXXXXX XXXX	Select 2 stop bits (lefault value)	S1 (for Speed 110 baud)		
ROM address E000 to E3FF RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRO vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is	Select 1 stop bit		S3 (for Speed ≥ 300 baud)		
RAM address A000 to A07F ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and he IOS FROM, but then following address pattern 1110 00XX XXXX XXX 110 00XX XXXX XXX 1110 00XX XXXX XXX	ROM address		E000 to E3FF		
ACIA address 8008 User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A008) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. THO 0XX XXXX XXX	RAM address		A000 to A07F		
User's stack pointer saved Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A00A/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. II 10 00XX XXXX XXXX	ACIA address		8008		
Space required in user's stack 14 bytes Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A00A/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI. SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II fetches the apparent NMI. SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II GOM, but then, MINIBUG II fetches the apparent NMI. SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address patiens 110 00XX XXXX XXXX	User's stack pointer		saved		
Restart Vector ROM* (E3FE/E3FF) NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A000/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address pattern 1110 00XX XXXX XXXX Lift the MINIBUG II ROM should be accessed with the following apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern. The MINIBUG II ROM should be accessed with the following address pattern.	Space required in u	ser's stack	14 bytes		
NMI Apparent Vector RAM* (A006/A007) SWI Apparent Vector RAM* (A00A/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG II ACIA (800B) is directors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address patters 110 00XX XXXX XXXX	Restart Vector		ROM* (E3FE/E3FF)		
SWI Apparent Vector RAM* (A00A/A00B) IRQ Apparent Vector RAM* (A000/A001) *1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI. SWI and IRQ vectors in RAM and jumps to the correcponding user's service routine. The MINIBUG II ROM should be accessed with the following address pattern 1110 00XX XXXX XXXX 2 If the MINIBUG ROM, but then, MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG ROM, but then, MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address patterns 1110 00XX XXXX XXXX	NMI Apparent Vector		RAM [*] (A006/A007)		
IRQ Apparent Vector IRQ Apparent IRQ Apparent Vector IRQ Apparent IRQ Appar	SWI Apparent Vector		RAM* (A00A/A00B)		
 1 If the MINIBUG II is used in conjunction with IOS Firmware, the actual vectors are fetched in IOS ROM, but after IOS service, control is given to MINIBUG II which fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address pattern 1110 00XX XXXX XXXX 2. If the MINIBUG II ACIA (8008) is directly connected to a serial terminal and the IOS Firmware is not present, the actual vectors are fetched in MINIBUG ROM, but then, MINIBUG II fetches the apparent NMI, SWI and IRQ vectors in RAM and jumps to the corresponding user's service routine. The MINIBUG II ROM should be accessed with the following address pattern 	IRQ Apparent Vect	or I	RAM* (A000/A001)		
1110 00XX XXXX XXXX		 *1 If the MINIBUG II is used in conjunction the actual vectors are fetched in IOS ROM control is given to MINIBUG II which fet SWI and IRQ vectors in RAM and jump user's service routine. The MINIBUG II ROM should be access address pattern 1110 00XX XXXX XXXX 2 If the MINIBUG II ACIA (8008) is direct terminal and the IOS Firmware is not present fetched in MINIBUG ROM, but then, M apparent NMI, SWI and IRQ vectors in forcersponding user's service routine. The MINIBUG II ROM should be access address pattern and the IOS Firmware is not present fetched in MINIBUG ROM, but then, M apparent NMI, SWI and IRQ vectors in forcersponding user's service routine. The MINIBUG II ROM should be access address pattern 	tion with IOS Firmware, 1, but after IOS service, ches the apparent NMI, s to the correcponding sed with the following tly connected to a serial ht, the actual vectors are INIBUG II fetches the RAM and jumps to the sed with the following		
		audress parterns 1110 00XX XXXX XXXX			
or 1111 XX XXXX XXXX		or 1111 XX XXXX XXXX			

M68ADS. M68ADW.

Co-resident configuration

The co-resident software MINIBUG II and the user's program communicates with IOS Firmware through the IOS ACIA located . at 8010.

The IOS routines are accessed by NON MASKABLE INTERRUPTS generated by its interfaces. If another source generated the NMI, IOS gives control back to E005 location, which is the MINIBUG II NMI service routine.

- If a character was received in the IOS ACIA (8010) coming from the user's/MINIBUG II ACIA (8008) it is transmitted to the Printer PIA (8004) and to the Display Interface Module. The non-visuable characters are not transmitted.

- If a character was received in the Keyboard PIA (8020), it is transmitted to the IOS ACIA (8010), in order to be received later on in the user's/MINIBUG II ACIA (8008). If CtrIE (Erase screen) or CtrIB (Background Change for subsequent characters) were received from the Keyboard, they are not transmitted to the ACIA.

IOS ROM address IOS RAM address	DC00 to DFFF* A000 to A07F shared with MINIBUG II Firmware
IOS ACIA address	8010
Printer PIA address	8004
Keyboard PIA address	8020 (PA0 to PA6)
Bell line	CA2 of PIA (8020)
Hardware Top-of-Page line	
pointer PIA address	8022
User's Stack Pointer	Saved
Space required in user's stack	28 bytes
Restart action	initializes IOS interfaces, jumps to MINIBUG
	Restart Routine
NMI action	IOS action and jumps to MINIBUG NMI Routine
SWI, IRQ action	jumps to MINIBUG SWI, IRQ Routine
Start up action	Erases screen, Restart

*The ROM should be wired with the following address patterns: 1101 11XX XXXX XXXX or 1111 ...XX XXXX XXXX



M68ADS. M68ADW.

Terminal Configuration

The external system, as the EXORciser, communicates with the IOS Firmware through ACIA located at 8008.

The characters to be printed are stored in a buffer of 123 characters, which is sent to the printer when full or at least each 300 ms without receiving a new character from the terminal ACIA. The PA7 line of the PIA (8020) is pulled high during Printer Operation. This line should be connected to the CTS line of the main system ACIA (i.e. DEBUG ACIA) in order to inhibit the transmission of new characters.

The Keyboard accesses to IOS routines by generating a NON MASKABLE INTERRUPT.

Two modes of operation are possible:

Local mode (Off-Line)

- The ACIA (8008) is not taken into account.

- The characters received from the Keyboard PIA (8020) are transmitted to the Display Interface Module and to the Printer Buffer. The non-visuable characters are not transmitted.

On-Line mode (full-duplex)

- The characters received from the ACIA (8008) are transmitted to the Display Interface Module and to the Printer Buffer. The non-visuable characters are not transmitted.

- The characters received from the Keyboard PIA (8020) are transmitted to the ACIA (8008). All characters, except CtrlB, CtrlE and CtrlO are transmitted.

ROM address	DC00 to DFFF*
Scratch pad Printer Buffer	A000 to A07F 0000 to 007F
ACIA address	8008
Printer PIA address	8004
Keyboard PIA address	8020 (PA0 to PA6)
Bell line	CA2 of PIA (8020)
Hardware Top-of-Page line	
pointer PIA address	8022
CTS line	PA7 of PIA 8020

*The ROM should be wired with the following address pattern, 1101 11XX XXXX XXXX

or 1111 ...XX XXXX XXXX^I

¹Note: in this configuration, A9 is set to 0 by hardware when the MPU accesses to FFF8 to FFFF vectors.





MOTOROLA Semiconductor Products Inc.

M68ADS. M68ADW.

ORDERING INFORMATION

.

OPTION	DESCRIPTION
M68ADS1	completely assembled and tested system, with a 5" CRT
	16-line x 32-character Display
M68ADS6	completely assembled and tested system, with a 5" CRT
	16-line x 64-character Display
M68ADW1	completely assembled and tested system, with 16-line x 32-character Interface, without CRT-monitor (for use with a standard TV-receiver, VHF, 55.25 MHz channel E3)
M68ADW2	completely assembled and tested system, with 16-line x 32-character Interface,
	without CRT-monitor (for use with a standard TV-receiver, UHF, 591.25 MHz, channel E36)
M68ADW6	completely assembled and tested system, with 16-line x 64-character Interface,
	without CRT-monitor (for use with a M68MDM9 9" CRT-monitor)
ACCESSORIES	DESCRIPTION
M68MDM9	9" CRT-monitor
M68MPR1	Motorola 30 chr/sec. Printer
M68MPP1	Electro-sensitive paper for MPR Printer
M68DMC1	Display Monitor Cabinet for 5" CRT Monitor
M68DMC9	Display Monitor Cabinet for 9" CRT Monitor
M68KBC1	Keyboard Cabinet for M68KBD1
M68EAM1	ROM resident Assembler/Editor Module
M68EAB1	ROM resident Assembler/Editor/BASIC Interpreter Module
MMS68103	16K-byte RAM module
MMS68103-1	8K-byte RAM module
M68CIM1	Audio Cassette Interface Module
M68PPR2	PDS PROM Programmer
M68MMLC2	Chassis with 10-slot card-cage and power supply
M68MMSC2	Chassis with 5-slot card-cage and power-supply
M68MMCC05	5-slot card-cage
M68MMCC10	10-slot card-cage
MEC68MIN3E	MINIBUG 3E Firmware ROM, with Breakpoints capability.



MOTOROLA Semiconductor Products Inc. _